Abstract-In this paper, the averaged small-signal model of the dual-interleaved buck converter is extended to include the phase interaction effects that arise from the interleaved sampling of the phase currents. Sampler decomposition techniques are used to extend the averaged model, revealing a slow-scale instability that can place significant restrictions on the choice of controller parameters. The model is confirmed by simulations and measurements using a 60-kW dual-interleaved prototype with an interphase transformer; however, the analysis is equally applicable to interleaved converters without magnetic coupling.
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I. INTRODUCTION

I
NTERLEAVING in dc-dc converters is a well-established technique to increase input and output ripple frequencies, reduce passive component size, and spread the thermal load. This technique is used in many applications ranging from low-voltage power supplies to high-power converters within an electric vehicle power train [1] - [4] . Individual average phase current feedback is often used to balance the phase currents in interleaved systems [5] - [8] but can result in phase interaction and instability, which is not predicted by standard average-value modeling techniques. The instabilities can be at quite low frequencies, around 1 kHz, and can place a significant limitation on the parameters for the phase current controllers. One approach to analyze these effects is through the extension of the standard average-value model using sampler decomposition techniques [9] . This approach, which was generalized for converters with two or more phases and demonstrated for a dual-interleaved boost converter, has the advantage of being more straightforward than the highly detailed sampled-data methods. This paper builds on the work in [9] to show that the modeling technique proposed for the dualinterleaved boost converter can also be applied successfully to the interleaved buck converter in continuous conduction mode, revealing a slow-scale instability that restricts the choice of control parameters. The analysis is presented for a converter with an interphase transformer (IPT) but is equally applicable to uncoupled converters where similar slow-scale instabilities can arise. Fig. 1 shows the dual-interleaved buck converter with the IPT. Assuming continuous conduction operation, then by substitution of the converter switch networks with the averaged switched model [10] , the averaged dc and small-signal model shown in Fig. 2 is obtained, where the IPT has been modeled using the windings' self-inductances L 1 and L 2 and mutual inductance L m [11] . The uppercase variables in Fig. 2 denote steady-state components, while the lowercase variables are the small-signal components. D 1 and D 2 are the duty ratios of Q 1 and Q 2 . Neglecting the dc components of Fig. 2 and under the assumption that the components comprising the converter phases are identical, L 1 = L 2 = L c , the small-signal variations of the converter phase currentsĩ 1 (s) andĩ 2 (s) can be expressed in terms of the control inputsd 1 (s) andd 2 (s) as
II. SMALL-SIGNAL MODELING OF INTERLEAVED CONVERTERS WITH AVERAGE-CURRENT MODE CONTROL
A. Small-Signal Averaged Model of the Dual-Interleaved Buck Converter
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B. Small-Signal Model of the Converter With Digital Average Current Feedback Control
The closed-loop small-signal model of the dual-interleaved buck converter with digital average-current mode control is shown in Fig. 3 . The sampling of the average phase current is represented by the samplers S. Given the symmetry of the converter waveforms in continuous conduction mode, the average phase current can be obtained by sampling once in the middle of the corresponding transistor conduction interval at any point of operation [9] , [12] , [13] . The phase-shifted operation of the phase-2 sampler with respect to the phase-1 sampler, S, is modeled by means of the time delay and advance units, e −sT /2 and e sT /2 , according to the sampler decomposition method [9] . The controllers are represented by C(z), and the computational delay of the control algorithms is modeled by e −τ s , where τ = t comp /T , and t comp and T are the computational delay and the converter switching period, respectively. The digital pulsewidth modulation (PWM) operation is modeled using the zero-order-hold extrapolator transfer function G h0 (s) = (1 − e −sT )/s. The closed-loop reference to phase current transfer functions of this system can be found to be (3) and (4) as shown at the bottom of this page, where the z-domain transfer functions G di (z), G dxiφ (z), and G dxiθ (z) are obtained using the modified z-transform to account for the fractional time-delay
The closed-loop reference to phase current transfer functions may also be derived assuming nondelayed operation of the samplers in the control loops, which is the conventional modeling approach [5] , [7] , [8] , resulting in identical transfer functions for each phase since the phases are assumed to have the same component values
III. COMPARISON BETWEEN THE INTERLEAVED AND THE CONVENTIONAL MODELS
A. Performance of the Phase Current to Step Changes
The set of unit step responses of the phase current (see Fig. 4 ) is used to illustrate the difference between the predictions of the interleaved model and the conventional model. The first column of Fig. 4 shows Saber software simulation results using a switched model that includes the interleaved sampling of the phase currents in the digital controller. The sample times and sample period (13.33 μs) were identical in the model and simulations. The second and third columns show the transferfunction predictions from the interleaved (3) and the conventional (8) models, respectively. Saber and small-signal models exclude all losses except R L , the series resistance of the output inductor. The converter parameters are listed in Table I . Proportional-integral (PI) compensators were used to regulate the phase currents. In the first row in Fig. 4 , the PI integral gain K i is varied from 10 to 100, and in the second row the input voltage is varied from 100 to 700 V.
The results from the transfer functions show a close correspondence with the simulation results with virtually identical rise time, natural frequency (16.66 kHz), and damping ratio. However, a lower lightly damped natural frequency (ranging from 1 to 1.6 kHz) is evident in many of the responses from the interleaved model but is completely absent in the conventional model results. The same natural frequency is also observable in the Saber results. The additional high-frequency oscillations that occur in the simulation results were attributed to PWM quantization and current-sampling effects.
B. Pole-Zero Locations of the System and Stability
To illustrate the difference between the conventional and interleaved model transfer functions, the values of the poles and zeros predicted by both models are compared in Table II. The TABLE I  CONVERTER COMPONENTS AND PARAMETERS   TABLE II  COMPARISON converter parameters used to obtain these results are listed in Table I .
It can be observed that the conventional and the interleaved models have four poles situated in similar locations: two real poles at 0.94 and 0.1, and a pair of high-frequency complex poles at 0.18 ± 0.87j (16 kHz). The high-frequency oscillations observed in the step responses are attributed to the latter. Furthermore, the interleaved model contains an additional pair of complex poles at 0.993 + 0.097j, which are almost cancelled by a pair of complex zeroes present in both the reference to phase current transfer functions. These poles are responsible for the low-frequency oscillations observed in the transient responses (1.1 kHz) and become unstable when the controller gain is chosen to be at least two times larger than the proportional gain.
Finally, the K p / K i controller design spaces shown in Fig. 5 are used to illustrate the difference in the stability range predicted by the interleaved model and the conventional model. The dark shaded areas indicate the stable combinations of K p and K i predicted by the interleaved model, while the lighter shaded areas are the additional regions where the conventional model suggests that the system operation will be stable. These regions were generated numerically by calculation of the system poles over a systematic sweep of the controller parameters. The patterns are similar to those found in [9] for the dual-interleaved boost converter and are consistent with the fact that the conventional model overpredicts the system stability limits.
IV. EXPERIMENTAL VALIDATION
The experiments were undertaken using a 60-kW 75-kHz SiC MOSFET-based dual-interleaved converter with input and output voltages up to 700 and 350 V, respectively (see Fig. 6 ). The semiconductor modules used for the prototype power stage are CAS300M12BM2 from Wolfspeed (1200 V@300 A). The prototype passive component values are listed in Table I .
Two single-sample average current-mode control-loops were implemented on a Texas Instruments TMS320F28377 digital signal controller to regulate the converter phase currents [14] . The sampling instants of each control-loop are strategically positioned in the middle of the transistor on-state intervals to acquire the phase current average value. The controller gains were selected as a compromise between rise-time, overshoot percentage, and settling-time; the values used were 0.5 ms, <5%, and 2 ms, respectively.
To verify the accuracy of the model, the measured response of the converter phase-1 current to a 15-A step increase in the reference was compared with that obtained from switched simulations and the interleaved model (see Fig. 7 ). The waveforms in the top plot correspond to the measured phase current and its instantaneous moving average value, while the waveforms in the bottom plot are from the Saber simulation and the interleaved model. Fig. 7(a) shows the phase current response when V in = 400 V, R load = 1.8 Ω, K p = 50(T ), and K i = 50 while Fig. 7(b) corresponds to V in = 700 V, R load = 2.7 Ω, K p = 50(T ), and K i = 30. These results show that the model is able to predict the phase current behavior correctly. Fig. 8 shows the simulation and experimental results of output current i o and phase current i 1 when the converter is switched into an unstable operating condition with V in = 400 V and R load = 1.8 Ω. Initially, a stable combination of K i and K p was used, but later at t = 5 ms, the gains were changed to K p = 10(T ) and K i = 80 for both phases. These gain values are predicted to be unstable by the interleaved model for this point of operation but stable by the conventional model [see Fig. 5(a) ]. Notably, the converter output current appears stable despite the instability observed in the phase current. The unstable oscillations appear in both phase currents with the same magnitude but are out of phase; therefore, they are not observable in the converter output current. The converter output voltage was also stable. This suggests that phase current estimation algorithms using a single current sensor [15] - [17] might not be suitable for interleaved converters with this form of phase current control as they may not detect these phase current instabilities.
V. CONCLUSION
Enhanced averaged modeling using sampler decomposition has been shown to be applicable to the dual-interleaved buck converter with IPT using digital average-current control. The predictions of the enhanced model were verified experimentally and by simulation. The analysis showed that a low-frequency natural mode is present in the system that is not predicted by standard average-value models. The natural mode is attributed to the interaction between the phases and can result in lowfrequency oscillations in the phase currents that are unobservable in the converter input and output currents. K p /K i controller design-space plots were generated to aid in the visualization of the stability of the system and with the PI parameter selection. These plots are similar to those presented for the interleaved boost converter in that the conventional model overpredicts the stability range of the system. Finally, this modeling technique can be further applied to converters with more than two phases by appropriately modeling the phase-delayed sampling of the individual current controlloops using the time delay and time advance units e −snT /N and e snT /N , where N is the total number of phases and n = 1, . . . , N the phase index.
APPENDIX
The duty ratio to phase current transfer function is defined as
where
The duty ratio to opposite phase current transfer function is defined as
